EMERGING MEMORIES TAKE OFF

COUGHLIN ASSOCIATES & OBJECTIVE ANALYSIS
July 2021

© 2021 Coughlin Associates and Objective Analysis

EMERGING MEMORIES TAKE OFF

Dr. Tom Coughlin, Coughlin Associates

and

Jim Handy, Objective Analysis

COUGHLIN ASSOCIATES & OBJECTIVE ANALYSIS

© 2021 Coughlin Associates and Objective Analysis

The ***EMERGING MEMORIES TAKE OFF, An Emerging Memory Report*** is
published by:

Coughlin Associates
9460 Carmel Road
Atascadero, Ca. 93422

Tel (408) 202-5098
FAX (866) 374-6345
Email: info@tomcoughlin.com

© Copyright July 2021 Coughlin Associates and Objective Analysis

All rights reserved. No portion of this report may be reproduced in any form or by any means without permission from the publisher. Information in this report is believed to be reliable but cannot be guaranteed to be complete or correct

TABLE OF CONTENTS

.... PAGE

THE AUTHORS **21**

EXECUTIVE SUMMARY **23**

INTRODUCTION **25**

WHY EMERGING MEMORIES ARE POPULAR **29**

Scaling Limits for Entrenched Technologies 29
3D NAND Flash Technologies 29
Future Flash Memories 33
Embedded NOR and SRAM Scaling Challenges 34
Standalone NAND & DRAM Scaling Concerns 38
Technical advantages 38
Alternatives to Using Emerging Memories 39
Potential Cost/GB Advantages 40
The Crucial Importance of the Economies of Scale 41
Which Applications Want Emerging Memories First? 45

HOW A NEW MEMORY LAYER IMPROVES COMPUTER PERFORMANCE **46**

How Persistence Changes the Memory/Storage Hierarchy (Storage Class Memories) 46
STT MRAM *48*
ReRAM *49*
Changes in Computer Memory Usage *49*
Standardizing the Persistent Memory Software Interface 50
In-Memory Computing Possibilities 51
Fewer Constraints on MCU Programmers 52

UNDERSTANDING BIT SELECTORS **53**

RESISTIVE RAM, RERAM, RRAM, MEMRISTOR: **61**

ReRAM Device Function 61
Symetrix' CeRAM 65
HP's Memristor 66
Stacked ReRAM Arrays 68
ReRAM CMOS Integration 69
3D Stacked ReRAM Crosspoint Specifications 70
3D NAND Approach to ReRAM 71
ReRAM and Artificial Intelligence 72
Current ReRAM Status 73

FERROELECTRIC RAM, FERAM, FRAM **75**

© 2021 Coughlin Associates and Objective Analysis

Operation of FRAM 80
FRAM Device Characteristics 81
Ferroelectric Field Effect Transistor RAM (FeFET) 83
3D FeFET FRAM 84
Antiferroelectrics and Ferroelectric Tunnel Junctions 85
The Future of FRAM 85

PHASE CHANGE MEMORY (PCM): 86

Operation of PCM 86
Advantages and Disadvantages 90
PCM Applications 91

INTEL/MICRON 3D CROSSPOINT MEMORY 91

Applications 93

MRAM (MAGNETIC RAM), STT MRAM (SPIN TRANSFER TORQUE MRAM) ... 96

MRAM 96
STT MRAM 99
How STT Works 102
STT Manufacturing 105
STT Strengths & Weaknesses 106
Spin-Orbit Torque MRAM 111
MeRAM, An Alternative Spin Memory Device 113
Racetrack Memory 115
MRAM in Artificial Intelligence 116

OTHER EMERGING MEMORY TYPES 120

Carbon Nanotubes (CNTs): 120
Polymeric Ferroelectric RAM (PFRAM) 122
III-V Floating Gate 123

LITHOGRAPHY: 123

Multi-Patterning: 124
Future Lithography 125
Nano-Imprinting Lithography 126
Extreme UV (EUV) Technology 129

3D MEMORY CIRCUIT DESIGN: 132

3D Memory Circuit Approaches 133

SUMMARY OF SOLID-STATE MEMORY & STORAGE TECHNOLOGIES 134

EMERGING MEMORIES AND NEW MATERIALS 137

EMERGING MEMORY PROCESS EQUIPMENT 139

MRAM and STT MRAM Process Equipment 141
Physical Vapor Deposition 144
Ion Beam and Plasma Etching 152
Photolithography (Patterning) 159

© 2021 Coughlin Associates and Objective Analysis

Other Process Equipment ... *161*
Device Testing ... *162*
MRAM and STT MRAM Consortia ... *167*
PHASE CHANGE MANUFACTURING EQUIPMENT ... 168
MEMORY IS DRIVING SEMICONDUCTOR CAPITAL SPENDING ... 169
MARKET PROJECTIONS FOR MRAM, AND 3D XPOINT MEMORY ... 172
MRAM SCENARIO ESTIMATES ... 178
3D XPOINT BANDED ESTIMATES ... 184
COMBINED EMERGING MEMORY ESTIMATES ... 187
ESTIMATES OF MRAM CAPITAL EQUIPMENT DEMAND ... 192
ION BEAM ETCHING EQUIPMENT ... 193
PATTERNING EQUIPMENT ... 195
MAGNETIC ANNEALING EQUIPMENT ... 197
PHYSICAL VAPOR DEPOSITION EQUIPMENT ... 199
TEST AND OTHER EQUIPMENT ... 201
SUMMARY OF MRAM EQUIPMENT DEMAND ... 203
COMPANY INFORMATION: ... 206
MEMORY AND APPLICATIONS COMPANIES ... 206
4DS Memory ... *206*
Adesto Technologies ... *206*
Ambiq ... *206*
Antaios ... *206*
Arm ... *207*
Avalanche Technology ... *207*
BAE Systems ... *208*
BeSang ... *208*
CAES ... *208*
CAO-SIP ... *208*
CEA-Leti ... *208*
Cerfe Labs ... *208*
CIES ... *209*
Cobham-Aeroflex ... *209*
Crocus Technology ... *209*
Crossbar ... *209*
Cypress ... *209*
Dialog Semiconductor ... *209*
eVaderis ... *210*
Everspin ... *210*
Ferroelectric Memory Company ... *210*
Fujitsu Semiconductor ... *210*
GigaDevice Semiconductor, Inc. ... *210*
GLOBALFOUNDRIES ... *211*
Grandis ... *211*

© 2021 Coughlin Associates and Objective Analysis

GREAT 211
HPE 211
Honeywell 211
IBM 211
imec 212
Institute of Microelectronics (Chinese Academy of Science) 212
Infineon 212
Integrated Device Technology (IDT) 212
Intel 212
Intermolecular 213
IntrinSic 213
Kioxia 213
Knowm 213
Lapis Semiconductor 213
Leti 213
Microchip 214
Micron Technology 214
Microsemi 214
NaMLab 214
Nantero 214
NEC 215
Numem 215
Nuvoton 215
NVE 215
NXP 215
Ovonyx 216
Panasonic 216
Qualcomm 216
Rambus 216
Ramtron 216
Reliance Memory 216
Renesas Electronics 217
ROHM 217
Samsung Semiconductor 217
SanDisk 217
Seagate Technology 218
SK hynix 218
Sony Corporation 218
Spin-Ion 218
Spin Memory 219
Spintec 219
STMicroelectronics 219
Symetrix 220
TDK 220
Texas Instruments 220
Thin Film Electronics 220

© 2021 Coughlin Associates and Objective Analysis

Unidym 220
Weebit Nano 220
Western Digital 221
Winbond 221
SEMICONDUCTOR FAB COMPANIES 221
DB HiTek 221
GLOBALFOUNDRIES 221
SilTerra 222
SMIC 222
TowerJazz 222
TSMC 222
UMC 223
CAPITAL EQUIPMENT COMPANIES 223
Accretech 223
ANELVA 223
Applied Materials 223
ASM 223
ASML 224
Bruker 224
Canon 224
Canon-ANELVA 224
CAPRES A/S 225
EG Systems 225
Hitachi High Technology 225
Hprobe 225
Integral Solutions, Inc. (ISI) 225
Jusung Engineering 225
Keysight Technologies 226
KLA Tencor 226
Lake Shore 226
Lam Research 226
Leuven Instruments 226
MagOasis 227
MicroSense 227
Nanomagnetics Instruments 227
Nanometrics 227
Neoark 227
Nikon 227
Onto Innovation 227
Oxford Instruments 228
Plasma Therm 228
SHB 228
Singulus Technologies 228
Smart Tip 228
Tokyo Electron 228
Tokyo Seimitsu 228

© 2021 Coughlin Associates and Objective Analysis

Ulvac *228*
Veeco *229*
FURTHER READING 230

© 2021 Coughlin Associates and Objective Analysis

LIST OF TABLES

TABLE **PAGE**

TABLE 1. DRAM AND SLC NAND DIE SIZES.. 41

TABLE 2. COMPARISON OF VARIOUS SOLID STATE MEMORY TECHNOLOGIES 48

TABLE 3. SUMMARY OF EMERGING MEMORY TECHNOLOGIES............ 136

TABLE 4. SOME MRAM PROCESS EQUIPMENT VENDORS....................... 144

TABLE 5. TOKYO ELECTRON MAGNETIC ANNEALING PRODUCT LINE-UP161

TABLE 6. 2020 VERSUS 2019 EQUIPMENT SPENDING BY REGION ($B) . 170

TABLE 7. STANDALONE MEMORY PRICES, 2019-2031 ($/GB)................. 173

TABLE 8. STANDALONE MEMORY ANNUAL BASELINE PETABYTE SHIPMENTS, 2019 THROUGH 2031 175

TABLE 9. ASSUMPTIONS FOR BASELINE STANDALONE MRAM MODEL176

TABLE 10. STANDALONE MEMORY ANNUAL BASELINE REVENUE, 2020-2030 ($M).. 177

TABLE 11. THREE SCENERIOS FOR STANDALONE MRAM WAFER CONSUMPTION, 2020-2031 179

TABLE 12. THREE SCENARIOS FOR EMBEDDED MRAM ANNUAL WAFER CONSUMPTION, 2020-2031 180

TABLE 13. THREE SCENARIOS FOR COMBINED MRAM ANNUAL WAFER CONSUMPTION, 2020-2031 182

TABLE 14. THREE SCENARIOS COMBINED MRAM PRODUCTION, 2020-2031 (PETABYTES) 183

TABLE 15. THREE SCENARIOS FOR COMBINED MRAM REVENUES, 2020-2031 ($M).. 184

TABLE 16. THREE SCENARIOS FOR 3D XPOINT PETABYTE PRODUCTION, 2020-2031 185

© 2021 Coughlin Associates and Objective Analysis

TABLE 17. THREE SCENARRIOS FOR 3D XPOINT REVENUES, 2020-2031186

TABLE 18. COMBINED MRAM AND 3D XPOINT PRODUCTION, HIGH ESTIMATE, 2020-2031 (PETABYTES) 188

TABLE 19. COMBINED MRAM AND 3D XPOINT PRODUCTION, BASELINE ESTIMATE, 2020-2031 (PETABYTES) 188

TABLE 20. COMBINED MRAM AND 3D XPOINT PRODUCTION, LOW ESTIMATE, 2020-2031 (PETABYTES) 189

TABLE 21. COMBINED MRAM AND 3D XPOINT REVENUES, HIGH ESTIMATE, 2020-2031 ($M) 190

TABLE 22. COMBINED MRAM AND 3D XPOINT REVENUES BASELINE ESTIMATE, 2020-2031 ($M) 190

TABLE 23. COMBINED MRAM AND 3D XPOINT REVENUES LOW ESTIMATE, 2020-2031 ($M) 191

TABLE 24. MRAM ION BEAM ETCHING EQUIPMENT BASELINE UNIT SHIPMENT ESTIMATES, 2020-2031 193

TABLE 25. MRAM ION BEAM ETCHING EQUIPMENT BASELINE SPENDING ESTIMATES, 2020-2031 194

TABLE 26. MRAM PATTERNING EQUIPMENT BASELINE UNIT SHIPMENT ESTIMATES, 2020-2031 195

TABLE 27. MRAM PATTERNING EQUIPMENT BASELINE SPENDING ESTIMATES, 2020-2031 ($M) 196

TABLE 28. MRAM MAGNETIC ANNEALING EQUIPMENT BASELINE UNIT SHIPMENT ESTIMATES 2020-2031 197

TABLE 29. MRAM MAGNETIC ANNEALING EQUIPMENT BASELINE SPENDING ESTIMATES 2020-2031 197

TABLE 30. MRAM PHYSICAL VAPOR DEPOSITION EQUIPMENT BASELINE UNIT SHIPMENT ESTIMATES, 2020-2031 199

TABLE 31. MRAM PHYSICAL VAPOR DEPOSITION EQUIPMENT BASELINE SPENDING ESTIMATES, 2020-2031 ($M) 200

TABLE 32. MRAM TEST AND OTHER EQUIPMENT BASELINE UNIT SHIPMENT ESTIMATES, 2020-2031 201

TABLE 33. MRAM TEST AND OTHER EQUIPMENT PRICE ESTIMATES, 2020-2031 ($M) 201

© 2021 Coughlin Associates and Objective Analysis

TABLE 34. MRAM TEST AND OTHER EQUIPMENT BASELINE SPENDING ESTIMATES, 2020-2031 ($M).. 202

TABLE 35. MRAM COMBINED EQUIPMENT BASELINE UNIT SHIPMENT ESTIMATES, 2020-2031 204

TABLE 36. MRAM COMBINED EQUIPMENT BASELINE SPENDING, 2020-2031 ($M).. 204

© 2021 Coughlin Associates and Objective Analysis

LIST OF FIGURES

FIGURE **PAGE**

FIGURE 1. MEMORY DENSITY AND POWER REQUIREMENTS BY APPLICATION CATEGORY 25

FIGURE 2. SOLID STATE MEMORY/STORAGE TECHNOLOGIES 26

FIGURE 3. 3D NAND FLASH MEMORY TOPOLOGY 30

FIGURE 4. TOSHIBA'S BICS AND SAMSUNG'S TCAT 3D NAND STRUCTURES 31

FIGURE 5. COST OF TRANSITION FROM ONE NAND MANUFACTURING PROCESS TO THE NEXT 32

FIGURE 6. PROJECTED NAND FLASH CHIP TECHNOLOGY ROADMAP... 33

FIGURE 7. SRAM CELL SIZES SHRINK MORE SLOWLY THAN PROCESSES35

FIGURE 8. HISTORICALLY, SRAM CACHES SCALED IN PROPORTION TO PROCESSOR LOGIC 36

FIGURE 9. SRAM IN FUTURE PROCESSES WILL SCALE MORE SLOWLY THAN PROCESSOR LOGIC 36

FIGURE 10. SRAM CELL SIZE VS. PROCESS FOR INTEL, SAMSUNG, AND TSMC 37

FIGURE 11. NAND FLASH PRICES CROSSED BELOW DRAM IN 2004 42

FIGURE 12. 2004 NAND GIGABYTE SHIPMENTS REACHED 1/3RD THAT OF DRAM 43

FIGURE 13. ESTIMATED INTEL 3D XPOINT QUARTERLY LOSSES 44

FIGURE 14. COMPARISON OF MEMORY AND STORAGE TECHNOLOGIES BY PRICE PER GIGABYTE AND PERFORMANCE 46

FIGURE 15. EVERSPIN 1 GB STT MRAM CHIP 49

FIGURE 16. PROGRESSION OF STORAGE TECHNOLOGIES WITH NONVOLATILE SOLID-STATE STORAGE 50

© 2021 Coughlin Associates and Objective Analysis

FIGURE 17. CONTRIBUTORS TO NONVOLATILE SOLID-STATE STORAGE LATENCY WITH LEGACY AND CURRENT SOLID-STATE NONVOLATILE TECHNOLOGIES 51

FIGURE 18. RERAM SYSTEM ON CHIP........ 52

FIGURE 19. BIT SELECTORS - 3-TERMINAL (LEFT) 2-TERMINAL (RIGHT) 54

FIGURE 20. OVERHEAD VIEW OF A SIMPLE CROSSPOINT ARRAY 54

FIGURE 21. READING WHEN ONE BIT IS IN A LOW-RESISTANCE STATE 55

FIGURE 22. SNEAK PATHS OCCUR WHEN MULTIPLE BITS ARE IN A LOW RESISTANCE STATE 55

FIGURE 23. SPACE PENALTY OF A 3-TERMINAL SELECTOR 57

FIGURE 24. BIDIRECTIONAL DIODE SELECTOR 58

FIGURE 25. A 1TNR SELECTOR CONFIGURATION........ 59

FIGURE 26. 3D CROSSPOINT ARRAY STACKING........ 59

FIGURE 27. STACKED CROSSPOINT MEMORY ARRAY 60

FIGURE 28. RERAM FILAMENT CELL CONDUCTION AND SWITCHING..... 62

FIGURE 29. RERAM SCALING 63

FIGURE 30. RERAM RESISTANCE SCALING 63

FIGURE 31. TAOX RERAM DEVICE 64

FIGURE 32. CURRENT LEVELS AND VOLTAGES FOR RERAM SWITCHING65

FIGURE 33. COMPARING CERAM CELL STRUCTURE TO RERAM 66

FIGURE 34. WHERE THE MEMRISTOR FITS IN THE WORLD OF PASSIVE CMPONENTS 67

FIGURE 35. RERAM STACKED CROSSPOINT ARRAY 68

FIGURE 36. RERAM CMOS INTEGRATION........ 69

FIGURE 37. TWO-MASK RERAM ELEMENT IN TUNGSTEN VIAS 70

FIGURE 38. RERAM MEMORY BANK........ 71

FIGURE 39. 3D RERAM STRUCTURE/PROCESS 71

© 2021 Coughlin Associates and Objective Analysis

FIGURE 40. A SIMPLIFIED VIEW OF A NEURAL NETWORK. 72

FIGURE 41. EARLY FERROELECTRIC MEMORY - 1955 BELL LABS 256-BIT DEVICE 75

FIGURE 42. HYSTERESIS CURVE OF FERROELECTRIC MEMORY 76

FIGURE 43. PUBLICATION COUNT FOR FEFET RESEARCH PAPERS 78

FIGURE 44. AMORPHOUS, CRYSTALLINE, AND FERROELECTRIC HAFNIUM OXIDE 78

FIGURE 45. PZT AND HFO CAPACITORS, SHOWING TYPICAL DIMENSIONS79

FIGURE 46. FRAM PEROVSKITE DISPLACEMENT.. 80

FIGURE 47. MEMORY PROPERTIES OF FERROELECTRIC HAFNIUM OXIDE AS DERIVED FROM EXPERIMENTS AND EXPECTED MATERIAL LIMITS 81

FIGURE 48. FRAM PLANAR CELL STRUCTURE... 82

FIGURE 49. FEFET TRANSISTOR.. 83

FIGURE 50. 3D HAFNIUM OXIDE FRAM BUILT USING 3D NAND TECHNIQUES 84

FIGURE 51. CROSSPOINT MEMORY USING PCM CELLS 87

FIGURE 52. CHARACTERISTICS OF THE READ, WRITE AND ERASE CYCLE FOR PCM MATERIALS.. 88

FIGURE 53. PCM MEMORY CELL 88

FIGURE 54. CROSS SECTION OF PCM CELL 89

FIGURE 55. STMICROELECTRONICS' TRANSISTOR-SELECTED PCM CELL89

FIGURE 56. INTEL'S VIEW OF THE MEMORY-STORAGE HIERARCHY 94

FIGURE 57. REDIS VIRTUAL MACHINE COUNT VS. MEMORY SIZE 95

FIGURE 58. BASIC CELL DIAGRAM FOR FIELD SWITCHED MRAM 96

FIGURE 59. FIELD SWITCHED ARRAY MRAM ARCHITECTURE................. 97

FIGURE 60. GLOBALFOUNDRIES ROADMAP FOR EMBEDDED MRAM .. 100

FIGURE 61. TSMC’S EMBEDDED MRAM/RRAM PLANS 102

© 2021 Coughlin Associates and Objective Analysis

FIGURE 62. PARALLEL TO ANTIPARALLEL SWITCHING 104

FIGURE 63. SPIN TRANSFER TORQUE OPERATION................................. 104

FIGURE 64. IN PLANE AND PERPENDICULAR MAGNETIC TUNNEL CELLS104

FIGURE 65. STT MRAM CELL STRUCTURE 105

FIGURE 66. EVERSPIN STT MRAM DEVICE 106

FIGURE 67. STT MRAM CURRENT OPERATION....................................... 107

FIGURE 68. MULTI-BIT MRAM CELL READ OUT 108

FIGURE 69. A COMPARISON OF DRAM, NAND FLASH AND STT MRAM 109

FIGURE 70. STT MRAM CROSS SECTION 109

FIGURE 71. BIT DIMENSIONS OF IDEAL MRAM, DRAM, PLANAR NAND FLASH AND HDD... 110

FIGURE 72. STT MRAM EMBEDDED MEMORY.. 111

FIGURE 73. STT-MRAM TO SOT-MRAM... 112

FIGURE 74. EXAMPLE MERAM DEVICE STRUCTURE 113

FIGURE 75. MERAM STACK... 114

FIGURE 76. IBM'S RACETRACK MEMORY - CONCEPTUAL DIAGRAM 115

FIGURE 77. LABORATORY EMBODIMENT OF IBM'S RACETRACK MEMORY116

FIGURE 78. GYRFALCON AI ACCELERATOR WITH MRAM 117

FIGURE 79. NUMEN DNN DEVICE WITH MRAM FOR SPACE APPLICATIONS118

FIGURE 80. AMBIQ APOLLO IOT SOC.. 119

FIGURE 81. SONY EMRAM BUFFER MEMORY FOR CIS 119

FIGURE 82. CNT FABRIC.. 121

FIGURE 83. PFRAM 3-LAYER POLYMERIC MEMORY................................ 122

FIGURE 84. ORIGINAL SINGLE-PATTERNED FEATURES 124

FIGURE 85. CLAD THE SIDES OF THE ORIGINAL PATTERN..................... 125

© 2021 Coughlin Associates and Objective Analysis

FIGURE 86. REMOVE THE ORIGINAL PATTERN. THE REMAINING CLADDING IS A DOUBLED PATTERN 125

FIGURE 87. CLAD THE SIDES OF THE DOUBLED PATTERN..................... 125

FIGURE 88. REMOVE THE DOUBLED PATTERN. THE REMAINING CLADDING IS THE QUADRUPLED PATTERN 125

FIGURE 89. NANOIMPRINT PROCESS.. 127

FIGURE 90. NANOIMPRINT DEPRESSIONS 128

FIGURE 91. FLUID DISPENSE PROCESS 128

FIGURE 92. LIGHT SPECTRUM.. 129

FIGURE 93. EUV SCANNING LITHOGRAPHIC EXPOSURE SYSTEM......... 130

FIGURE 94. BIT DENSITY OF LARGEST MEMORIES PRESENTED AT IEEE RESEARCH CONFERENCES, 2001-2019 135

FIGURE 95. FUTURE MEMORY/STORAGE HIERARCHY............................ 137

FIGURE 96. EXAMPLE ELEMENTS TO ENABLE NEW MEMORIES............ 138

FIGURE 97. COMPARISON OF MULTIPLE EMERGING MEMORY CELL STRUCTURES.. 139

FIGURE 98. MRAM MEMORY CELL... 141

FIGURE 99. CROSS-SECTION OF AN MRAM DEVICE SHOWING DETAILS OF THE CMOS SUBSTRATE AND MAGNETIC LAYERS FABRICATED ON TOP OF THE SUBSTRATE 142

FIGURE 100. MRAM MANUFACTURING PROCESS FLOW 143

FIGURE 101. KEY MRAM PROCESS EQUIPMENT 143

FIGURE 102. APPLIED MATERIALS CMP SYSTEM 146

FIGURE 103. APPLIED MATERIALS ENDURA PLATFORM.......................... 146

FIGURE 104. CANON ANELVA EC7800 PVD EQUIPMENT.......................... 147

FIGURE 105. CANON ANELVA NC7900 PVD EQUIPMENT.......................... 148

FIGURE 106. SINGULUS TIMARIS II PVD CLUSTER TOOL PLATFORM... 148

FIGURE 107. SINGULUS PVD CLUSTER TOOL PLATFORMS 149

© 2021 Coughlin Associates and Objective Analysis

FIGURE 108. TOKYO ELECTRON EXIM PVD CLUSTER TOOL PLATFORM150

FIGURE 109. ULVAC MAGEST S200 MULTILAYER THIN FILM DEPOSITION SYSTEM 151

FIGURE 110. VEECO NEXUS IBD ION BEAM DEPOSITION SYSTEM 151

FIGURE 111. A THREE GRID ION BEAM EXTRACTION SYSTEM............. 152

FIGURE 112. SCHEMATIC OF MTJ ETCHING PROCESS 153

FIGURE 113. APPLIED MATERIALS CENTURA TOOL 153

FIGURE 114. CANON ANELVA NC8000 ION BEAM ETCH MACHINE........ 154

FIGURE 115. HITACHI HIGH TECHNOLOGY E-600/8000 NONVOLATILE ETCH SYSTEM 155

FIGURE 116. LAM RESEARCH KIYO ION BEAM ETCHING CHAMBER 156

FIGURE 117. OXFORD INSTRUMENTS IONFAB 300 IBE SYSTEM............ 156

FIGURE 118. PLASMA THERM PINNACLE ION BEAM ETCH AND DEPOSITION SYSTEM 157

FIGURE 119. ULVAC ULHITE NE-7800H NON-VOLATILE MATERIAL ETCHING TOOL 158

FIGURE 120. VEECO NEXUS IBE-420I ION BEAM ETCHING SYSTEM 158

FIGURE 121. ASML DEEP UV PHOTOLITHOGRAPHY TOOL..................... 159

FIGURE 122. NIKON PHOTOLITHOGRAPHIC PRODUCT LINES 160

FIGURE 123. CANON LITHOGRAPHIC I-LINE STEPPER PRODUCT LINE 160

FIGURE 124. TOKYO ELECTRON MRT300 MAGNETIC ANNEALING TOOL161

FIGURE 125. ISI WLA 3000 WAFER LEVEL QUASI-STATIC TESTER 162

FIGURE 126. HPROBE 3D HIGH MAGNETIC FIELD WAFER PROBE........ 164

FIGURE 127. KEYSIGHT TECHNOLOGY NX5730A MRAM TEST PLATFORM164

FIGURE 128. MICROSENSE (KLA/TENCOR) POLAR KERR SYSTEM FOR PERPENDICULAR STT MRAM 165

FIGURE 129. AFM EQUIPMENT 166

© 2021 Coughlin Associates and Objective Analysis

FIGURE 130. APPLIED MATERIALS ENDURA IMPULSE FOR PCM AND RERAM 168

FIGURE 131. SEMI'S WAFER FAB EQUIPMENT SPENDING HISTORY AND FORECAST 169

FIGURE 132. EQUIPMENT SPENDING BY REGION 170

FIGURE 133. VOLUME SEMICONDUCTOR FABS BY REGION 171

FIGURE 134. PROFITABILITY OF NAND FLASH MANUFACTURERS 172

FIGURE 135. CHART OF BASELINE $/GB FOR STANDALONE MEMORY TECHNOLOGIES FROM 2018 THROUGH 2030 174

FIGURE 136. STANDALONE MEMORY ANNUAL BASELINE PETABYTE SHIPMENTS, 2019-2031 175

FIGURE 137. STANDALONE MEMORY BASELINE ANNUAL REVENUE, 2019-2030 ($M) 178

FIGURE 138. THREE SCENARIOS FOR STANDALONE MRAM WAFER CONSUMPTION, 2020-2031 180

FIGURE 139. THREE SCENARIOS FOR EMBEDDED MRAM ANNUAL WAFER CONSUMPTION , 2020-2031 181

FIGURE 140. THREE SECENARIOS FOR COMBINED MRAM ANNUAL WAFER CONSUMPTION, 2020-2031 182

FIGURE 141. THREE SCENARIOS FOR COMBINED MRAM PRODUCTION, 2020-2031 (PETABYTES) 183

FIGURE 142. THREE SCENARIOS FOR COMBINED MRAM REVENUES, 2020-2031 ($B) 184

FIGURE 143. THREE SCENARIOS FOR 3D XPOINT PETABYTE PRODUCTION, 2020-2031 186

FIGURE 144. THREE SCENARIOS FOR 3D XPOINT REVENUES, 2020-2031187

FIGURE 145. THREE SCENARIOS OF COMBINED MRAM AND 3D XPOINT EXABYTE PRODUCTION, 2020-2031 189

FIGURE 146. THREE SCENARIOS OF COMBINED MRAM AND 3D XPOINT REVENUES, 2020-2031 ($B) 191

FIGURE 147. CAPITAL EQUIPMENT ESTIMATE PROCESS FLOW 192

© 2021 Coughlin Associates and Objective Analysis

FIGURE 148. THREE SCENARIOS OF MRAM ION BEAM ETCHING EQUIPMENT SPENDING, 2020-2031 194

FIGURE 149. THREE SCENARIOS OF MRAM PATTERNING EQUIPMENT SPENDING, 2020-2031 ($M).. 196

FIGURE 150. THREE SCENARIOS OF MRAM MAGNETIC ANNEALING EQUIPMENT SPENDING 2020-2031.. 198

FIGURE 151. THREE SCENARIOS OF MRAM PHYSICAL DEPOSITION EQUIPMENT SPENDING, 2020-2030 ($M) 200

FIGURE 152. MRAM COMBINED TEST AND OTHER EQUIPMENT BASELINE SPENDING, 2020-2031 ($M).. 202

FIGURE 153. THREE SCENARIOS OF MRAM TEST AND OTHER EQUIPMENT SPENDING, 2020-2031 ($M).. 203

FIGURE 154. MRAM COMBINED BASELINE EQUIPMENT SPENDING ESTIMATES, 2020-2031 ($M)... 205

FIGURE 155. THREE SCENARIOS FOR MRAM COMBINED EQUIPMENT SPENDING, 2020-2031 ($M).. 205

© 2021 Coughlin Associates and Objective Analysis

THE AUTHORS

Tom Coughlin, President, Coughlin Associates, Inc.
Tom Coughlin has worked for over 40 years in the data storage industry and is President of Coughlin Associates, Inc.. He has over 500 publications and six patents and is a frequent public speaker. Tom is active with the IEEE, SMPTE, SNIA, and other professional organizations. Dr. Coughlin is an IEEE Fellow and HKN member. He is co-chair of the iNEMI Mass Storage Technical Working Group, Education Chair for SNIA CSMI, Past-President of IEEE-USA and a board member of the IEEE Consultants Network of Silicon Valley. His publications include the ***Digital Storage Technology Newsletter***, ***Media and Entertainment Storage Report, and The Emerging Memory Storage Report***. Tom is the author of ***Digital Storage in Consumer Electronics: The Essential Guide***, now in its second edition with Springer. He has a regular Forbes.com blog called ***Storage Bytes*** and does a regular digital storage column for the ***IEEE Consumer Electronics Magazine***.

He was the founder and organizer of the ***Storage Visions Conferences*** as well as the ***Creative Storage Conferences***. He was general Chairman of the annual Flash Memory Summit for 10 years. Coughlin Associates provides market and technology analysis as well as data storage technical and market consulting. For more information go to www.TomCoughlin.com



Jim Handy, Principal Analyst, Objective Analysis:
Jim Handy, a widely recognized semiconductor analyst, comes to Objective Analysis with over 30 years in the electronics industry including over 20 years as an industry analyst for Dataquest (now Gartner), Semico Research, and Objective Analysis. His background includes marketing and design positions at market-leading suppliers including Intel, National Semiconductor, and Infineon.

Mr. Handy is a member of the Mass Storage Technical Working Group of the International Electronics Manufacturing Initiative (iNEMI), and a member of the Storage Networking Industry Association (SNIA) Compute, Memory, and Storage Initiative (SSSI). He is also a Leader in the GLG Councils of Advisors, and serves on the Advisory Boards of the Flash Memory Summit. He is the author of three blogs covering memory chips (www.TheMemoryGuy.com), SSDs (www.TheSSDguy.com), and semiconductors for the investor (www.Smartkarma.com and formerly blogs.Forbes.com/JimHandy). He contributes from time to time to a number of other blogs.

A frequent presenter at trade shows, Mr. Handy is known for his widespread industry presence and volume of publication. He has written hundreds of articles for trade journals, Dataquest, Semico, and others, and is frequently interviewed and quoted in the electronics trade press and other media.

© 2021 Coughlin Associates and Objective Analysis

Mr. Handy has a strong technical leaning, with a Bachelor's degree in Electrical Engineering from Georgia Tech, and is a patent holder in the field of cache memory design. He is the author of ***The Cache Memory Book*** (Harcourt Brace, 1993), the leading reference in the field. Handy also holds an MBA degree from the University of Phoenix. He has performed rigorous technical analysis on the economics of memory manufacturing and sales, discrediting some widely held theories while unveiling other true motivators of market behavior.

Mr. Handy may be contacted at Jim.Handy@Objective-Analysis.com, or by telephone at +1 (408) 356-2549.

© 2021 Coughlin Associates and Objective Analysis

EXECUTIVE SUMMARY

Current memory technologies including flash memory (NAND and NOR), DRAM and SRAM are facing potential technology limits to their continued improvement. As a result, there are intense efforts to develop new memory technologies. Most of these new technologies are nonvolatile memories and can be used for long-term storage or to provide a memory that retains information when powered down. This offers advantages for battery and ambient powered devices and also for energy savings in data centers.

The memories addressed in this report include PCM, ReRAM, FRAM, Toggle MRAM, STT MRAM and a variety of less mainstream technologies such as carbon nanotubes. Based upon the level of current development and the characteristics of these technologies, resistive RAM (ReRAM) may be a potential replacement for flash memory. However, NAND flash memory has several generations of technologies that will be implemented before a replacement is required. Thus, this transition will not fully occur until the next decade at the earliest.

Micron and Intel's introduction of 3D XPoint memory, a technology that has high endurance, performance much better than NAND, although somewhat slower than DRAM, and higher density than DRAM, could impact the need for DRAM. Intel introduced NVMe SSDs with its Optane technology (using 3D XPoint) in 2017 and began to ship NVDIMM Optane products in 2019, in support of its newest generation of server processors, the Second-Generation Intel Xeon Scalable Processors. 3D XPoint uses a type of phase change technology.

Magnetic RAM (MRAM) and spin transfer torque RAM (STT MRAM) will start to replace some NOR flash, SRAM and possibly DRAM within the next few years and probably before ReRAM replaces NAND flash memory. The rate of development in STT MRAM and MRAM capabilities will gradually result in lower prices, and the attractiveness of replacing volatile memory with high speed and high endurance nonvolatile memory make these technologies very competitive, assuming that their volume increases to reduce production costs (and thus purchase prices).

Ferroelectric RAM (FRAM) and some ReRAM technologies have some niche applications and with the use of HfO FRAM the number of niche markets available for FRAM could increase.

Moving to a nonvolatile solid-state main memory and cache memory will reduce power usage directly as well as enable new power saving modes, provide faster recovery from power off and enable more stable computer architectures that retain their state even when power is off. Eventually spintronic technology, that uses spin rather than current for logic functions, could be used to make future microprocessors. Spin-based logic could enable very efficient in-memory computing. Several emerging memory technologies are also being used in neuromorphic computing experiments.

The use of a nonvolatile technology as an embedded memory combined with CMOS logic has great importance in the electronics industry. NOR flash reached its scaling limit at 28nm, and soon will be replaced with one of these new technologies. As a replacement for a multi-transistor SRAM, STT MRAM could dramatically reduce the number of memory transistors and thus provide a low cost, higher-density solution.

© 2021 Coughlin Associates and Objective Analysis

A number of enterprise and consumer devices use MRAM, based on field switching, to act as an embedded cache memory, and this trend will continue.

The availability of STT MRAM has accelerated this trend. Because of the compatibility of MRAM and STT-RAM processes with conventional CMOS processes, these memories can be built directly on top of CMOS logic wafers. Flash memory doesn't have the same compatibility with conventional CMOS. The power savings of nonvolatile and simpler MRAM and STT MRAM when compared with SRAM is significant. As MRAM $/GB costs approach those of SRAM, this replacement could cause significant market expansion.

We project that 3D XPoint memory, with significant gigabyte shipments in 2020-2021, and with its important price advantage versus DRAM, will grow to a baseline level of 552EB (exabytes) of shipping capacity by 2031. 3D XPoint baseline revenues are projected to reach $20.6B by 2031.

It is projected that total MRAM and STT MRAM baseline annual shipping capacity will rise from an estimated 40TB in 2020 to 991PB in 2031. Total MRAM and STT-RAM baseline revenues are expected to increase from $43M in 2020 to about $24B by 2031. Much of this revenue gain will be at the expense of SRAM, NOR flash and some DRAM, although STT-RAM is developing its own special place in the pantheon of shipping memory technologies.

The demand for MRAM and STT-MRAM will drive demand for capital equipment to manufacture these devices. While MRAM and STT-MRAM can be built on standard CMOS circuits supplied by large semiconductor fabricators, MRAM and STT MRAM do require specialized fabrication equipment for the MRAM layers that is similar to or the same as that used in manufacturing the magnetic read sensors in hard disk drives.

The increasing demand for nonvolatile memory based upon MRAM and STT MRAM will cause total manufacturing equipment revenue used for making the MRAM devices to rise from an estimated $9.9M in 2020 to between $189M to $2.1B by 2031 with a baseline projected spending of $1.1B.

© 2021 Coughlin Associates and Objective Analysis

OBJECTIVE ANALYSIS
Semiconductor Market Research

Coughlin Associates
Data Storage Consulting

EMERGING MEMORIES TAKE OFF

Available July, 2021

This report, jointly produced by Objective Analysis and Coughlin Associates, provides an exhaustive look at emerging memory technologies and their interaction with standard memories, both as discrete devices and in embedded applications (the memories within logic chips like ASICs and MCUs). The report provides a well of technical information, market dynamics, forecasts, and competitive analyses of the leading companies. Forecasts show how the markets will grow not only for the technologies themselves, but also for the capital equipment used to produce them. Read this to understand the competitive landscape and market drivers for these new memories, and to learn how to profit from tomorrow's market.

Order at: https://tomcoughlin.com/tech-papers/
or https://Objective-Analysis.com/reports/#Emerging

© 2020 Coughlin Associates and OBJECTIVE ANALYSIS, All Rights Reserved