

# EMERGING MEMORIES TAKE OFF



---

## COUGHLIN ASSOCIATES & OBJECTIVE ANALYSIS

July 2021

# **EMERGING MEMORIES TAKE OFF**

**Dr. Tom Coughlin, Coughlin Associates  
and  
Jim Handy, Objective Analysis**

**COUGHLIN ASSOCIATES & OBJECTIVE ANALYSIS**

The ***EMERGING MEMORIES TAKE OFF, An Emerging Memory Report*** is  
published by:

Coughlin Associates  
9460 Carmel Road  
Atascadero, Ca. 93422

Tel (408) 202-5098  
FAX (866) 374-6345  
Email: [info@tomcoughlin.com](mailto:info@tomcoughlin.com)

© Copyright July 2021 Coughlin Associates and Objective Analysis

All rights reserved. No portion of this report may be reproduced in any form or by any means without permission from the publisher. Information in this report is believed to be reliable but cannot be guaranteed to be complete or correct

# TABLE OF CONTENTS

	PAGE
<b>THE AUTHORS .....</b>	<b>21</b>
<b>EXECUTIVE SUMMARY .....</b>	<b>23</b>
<b>INTRODUCTION.....</b>	<b>25</b>
<b>WHY EMERGING MEMORIES ARE POPULAR .....</b>	<b>29</b>
SCALING LIMITS FOR ENTRENCHED TECHNOLOGIES .....	29
3D NAND FLASH TECHNOLOGIES.....	29
FUTURE FLASH MEMORIES .....	33
EMBEDDED NOR AND SRAM SCALING CHALLENGES.....	34
STANDALONE NAND & DRAM SCALING CONCERNS.....	38
TECHNICAL ADVANTAGES.....	38
ALTERNATIVES TO USING EMERGING MEMORIES.....	39
POTENTIAL COST/GB ADVANTAGES .....	40
THE CRUCIAL IMPORTANCE OF THE ECONOMIES OF SCALE .....	41
WHICH APPLICATIONS WANT EMERGING MEMORIES FIRST? .....	45
<b>HOW A NEW MEMORY LAYER IMPROVES COMPUTER PERFORMANCE .....</b>	<b>46</b>
HOW PERSISTENCE CHANGES THE MEMORY/STORAGE HIERARCHY (STORAGE CLASS MEMORIES) .....	46
<i>STT MRAM</i> .....	48
<i>ReRAM</i> .....	49
<i>Changes in Computer Memory Usage</i> .....	49
STANDARDIZING THE PERSISTENT MEMORY SOFTWARE INTERFACE .....	50
IN-MEMORY COMPUTING POSSIBILITIES.....	51
FEWER CONSTRAINTS ON MCU PROGRAMMERS.....	52
<b>UNDERSTANDING BIT SELECTORS.....</b>	<b>53</b>
<b>RESISTIVE RAM, RERAM, RRAM, MEMRISTOR:.....</b>	<b>61</b>
ReRAM DEVICE FUNCTION .....	61
SYMETRIX' CERAM .....	65
HP'S MEMRISTOR.....	66
STACKED RERAM ARRAYS .....	68
ReRAM CMOS INTEGRATION.....	69
3D STACKED RERAM CROSSPOINT SPECIFICATIONS.....	70
3D NAND APPROACH TO RERAM.....	71
ReRAM AND ARTIFICIAL INTELLIGENCE .....	72
CURRENT RERAM STATUS .....	73
<b>FERROELECTRIC RAM, FERAM, FRAM .....</b>	<b>75</b>

OPERATION OF FRAM .....	80
FRAM DEVICE CHARACTERISTICS .....	81
FERROELECTRIC FIELD EFFECT TRANSISTOR RAM (FEFET).....	83
3D FEFET FRAM .....	84
ANTIFERROELECTRICS AND FERROELECTRIC TUNNEL JUNCTIONS .....	85
THE FUTURE OF FRAM.....	85
<b>PHASE CHANGE MEMORY (PCM): .....</b>	<b>86</b>
OPERATION OF PCM.....	86
ADVANTAGES AND DISADVANTAGES .....	90
PCM APPLICATIONS .....	91
<b>INTEL/MICRON 3D CROSSPOINT MEMORY.....</b>	<b>91</b>
APPLICATIONS .....	93
<b>MRAM (MAGNETIC RAM), STT MRAM (SPIN TRANSFER TORQUE MRAM) ...</b>	<b>96</b>
MRAM.....	96
STT MRAM.....	99
HOW STT WORKS .....	102
STT MANUFACTURING .....	105
STT STRENGTHS & WEAKNESSES .....	106
SPIN-ORBIT TORQUE MRAM.....	111
MERAM, AN ALTERNATIVE SPIN MEMORY DEVICE .....	113
RACETRACK MEMORY .....	115
MRAM IN ARTIFICIAL INTELLIGENCE.....	116
<b>OTHER EMERGING MEMORY TYPES .....</b>	<b>120</b>
CARBON NANOTUBES (CNTs): .....	120
POLYMERIC FERROELECTRIC RAM (PFRAM) .....	122
III-V FLOATING GATE .....	123
<b>LITHOGRAPHY:.....</b>	<b>123</b>
MULTI-PATTERNING: .....	124
FUTURE LITHOGRAPHY .....	125
<i>Nano-Imprinting Lithography</i> .....	126
EXTREME UV (EUV) TECHNOLOGY.....	129
<b>3D MEMORY CIRCUIT DESIGN:.....</b>	<b>132</b>
3D MEMORY CIRCUIT APPROACHES.....	133
<b>SUMMARY OF SOLID-STATE MEMORY &amp; STORAGE TECHNOLOGIES .....</b>	<b>134</b>
<b>EMERGING MEMORIES AND NEW MATERIALS.....</b>	<b>137</b>
<b>EMERGING MEMORY PROCESS EQUIPMENT .....</b>	<b>139</b>
MRAM AND STT MRAM PROCESS EQUIPMENT .....	141
<i>Physical Vapor Deposition</i> .....	144
<i>Ion Beam and Plasma Etching</i> .....	152
<i>Photolithography (Patterning)</i> .....	159

<i>Other Process Equipment</i> .....	161
<i>Device Testing</i> .....	162
<i>MRAM and STT MRAM Consortia</i> .....	167
PHASE CHANGE MANUFACTURING EQUIPMENT.....	168
<b>MEMORY IS DRIVING SEMICONDUCTOR CAPITAL SPENDING.....</b>	<b>169</b>
<b>MARKET PROJECTIONS FOR MRAM, AND 3D XPOINT MEMORY.....</b>	<b>172</b>
MRAM SCENARIO ESTIMATES.....	178
3D XPOINT BANDED ESTIMATES.....	184
COMBINED EMERGING MEMORY ESTIMATES.....	187
<b>ESTIMATES OF MRAM CAPITAL EQUIPMENT DEMAND.....</b>	<b>192</b>
ION BEAM ETCHING EQUIPMENT.....	193
PATTERNING EQUIPMENT.....	195
MAGNETIC ANNEALING EQUIPMENT.....	197
PHYSICAL VAPOR DEPOSITION EQUIPMENT.....	199
TEST AND OTHER EQUIPMENT.....	201
SUMMARY OF MRAM EQUIPMENT DEMAND.....	203
<b>COMPANY INFORMATION:.....</b>	<b>206</b>
MEMORY AND APPLICATIONS COMPANIES.....	206
<i>4DS Memory</i> .....	206
<i>Adesto Technologies</i> .....	206
<i>Ambiq</i> .....	206
<i>Antaios</i> .....	206
<i>Arm</i> .....	207
<i>Avalanche Technology</i> .....	207
<i>BAE Systems</i> .....	208
<i>BeSang</i> .....	208
<i>CAES</i> .....	208
<i>CAO-SIP</i> .....	208
<i>CEA-Leti</i> .....	208
<i>Cerfe Labs</i> .....	208
<i>CIES</i> .....	209
<i>Cobham-Aeroflex</i> .....	209
<i>Crocus Technology</i> .....	209
<i>Crossbar</i> .....	209
<i>Cypress</i> .....	209
<i>Dialog Semiconductor</i> .....	209
<i>eVaderis</i> .....	210
<i>Everspin</i> .....	210
<i>Ferroelectric Memory Company</i> .....	210
<i>Fujitsu Semiconductor</i> .....	210
<i>GigaDevice Semiconductor, Inc.</i> .....	210
GLOBALFOUNDRIES.....	211
<i>Grandis</i> .....	211

<i>GREAT</i> .....	211
<i>HPE</i> .....	211
<i>Honeywell</i> .....	211
<i>IBM</i> .....	211
<i>imec</i> .....	212
<i>Institute of Microelectronics (Chinese Academy of Science)</i> .....	212
<i>Infineon</i> .....	212
<i>Integrated Device Technology (IDT)</i> .....	212
<i>Intel</i> .....	212
<i>Intermolecular</i> .....	213
<i>IntrinSic</i> .....	213
<i>Kioxia</i> .....	213
<i>Knowm</i> .....	213
<i>Lapis Semiconductor</i> .....	213
<i>Leti</i> .....	213
<i>Microchip</i> .....	214
<i>Micron Technology</i> .....	214
<i>Microsemi</i> .....	214
<i>NaMLab</i> .....	214
<i>Nantero</i> .....	214
<i>NEC</i> .....	215
<i>Numem</i> .....	215
<i>Nuvoton</i> .....	215
<i>NVE</i> .....	215
<i>NXP</i> .....	215
<i>Ovonyx</i> .....	216
<i>Panasonic</i> .....	216
<i>Qualcomm</i> .....	216
<i>Rambus</i> .....	216
<i>Ramtron</i> .....	216
<i>Reliance Memory</i> .....	216
<i>Renesas Electronics</i> .....	217
<i>ROHM</i> .....	217
<i>Samsung Semiconductor</i> .....	217
<i>SanDisk</i> .....	217
<i>Seagate Technology</i> .....	218
<i>SK hynix</i> .....	218
<i>Sony Corporation</i> .....	218
<i>Spin-Ion</i> .....	218
<i>Spin Memory</i> .....	219
<i>Spintec</i> .....	219
<i>STMicroelectronics</i> .....	219
<i>Symetrix</i> .....	220
<i>TDK</i> .....	220
<i>Texas Instruments</i> .....	220
<i>Thin Film Electronics</i> .....	220

<i>Unidym</i> .....	220
<i>Weebit Nano</i> .....	220
<i>Western Digital</i> .....	221
<i>Winbond</i> .....	221
SEMICONDUCTOR FAB COMPANIES .....	221
<i>DB HiTek</i> .....	221
GLOBALFOUNDRIES .....	221
<i>SilTerra</i> .....	222
SMIC.....	222
<i>TowerJazz</i> .....	222
TSMC.....	222
UMC.....	223
CAPITAL EQUIPMENT COMPANIES .....	223
<i>Accretech</i> .....	223
ANELVA.....	223
<i>Applied Materials</i> .....	223
ASM.....	223
ASML .....	224
<i>Bruker</i> .....	224
Canon .....	224
Canon-ANELVA.....	224
CAPRES A/S .....	225
<i>EG Systems</i> .....	225
<i>Hitachi High Technology</i> .....	225
<i>Hprobe</i> .....	225
<i>Integral Solutions, Inc. (ISI)</i> .....	225
<i>Jusung Engineering</i> .....	225
<i>Keysight Technologies</i> .....	226
<i>KLA Tencor</i> .....	226
<i>Lake Shore</i> .....	226
<i>Lam Research</i> .....	226
<i>Leuven Instruments</i> .....	226
<i>MagOasis</i> .....	227
<i>MicroSense</i> .....	227
<i>Nanomagnetics Instruments</i> .....	227
<i>Nanometrics</i> .....	227
<i>Neoark</i> .....	227
<i>Nikon</i> .....	227
<i>Onto Innovation</i> .....	227
<i>Oxford Instruments</i> .....	228
<i>Plasma Therm</i> .....	228
SHB.....	228
<i>Singulus Technologies</i> .....	228
<i>Smart Tip</i> .....	228
<i>Tokyo Electron</i> .....	228
<i>Tokyo Seimitsu</i> .....	228

<i>Ulvac</i> .....	228
<i>Veeco</i> .....	229
<b>FURTHER READING</b> .....	<b>230</b>

<b>LIST OF TABLES</b>
-----------------------

<b>TABLE</b>	<b>PAGE</b>
TABLE 1. DRAM AND SLC NAND DIE SIZES.....	41
TABLE 2. COMPARISON OF VARIOUS SOLID STATE MEMORY TECHNOLOGIES .....	48
TABLE 3. SUMMARY OF EMERGING MEMORY TECHNOLOGIES .....	136
TABLE 4. SOME MRAM PROCESS EQUIPMENT VENDORS.....	144
TABLE 5. TOKYO ELECTRON MAGNETIC ANNEALING PRODUCT LINE-UP	161
TABLE 6. 2020 VERSUS 2019 EQUIPMENT SPENDING BY REGION (\$B).	170
TABLE 7. STANDALONE MEMORY PRICES, 2019-2031 (\$/GB).....	173
TABLE 8. STANDALONE MEMORY ANNUAL BASELINE PETABYTE SHIPMENTS, 2019 THROUGH 2031 .....	175
TABLE 9. ASSUMPTIONS FOR BASELINE STANDALONE MRAM MODEL	176
TABLE 10. STANDALONE MEMORY ANNUAL BASELINE REVENUE, 2020-2030 (\$M).....	177
TABLE 11. THREE SCENERIOS FOR STANDALONE MRAM WAFER CONSUMPTION, 2020-2031 .....	179
TABLE 12. THREE SCENARIOS FOR EMBEDDED MRAM ANNUAL WAFER CONSUMPTION, 2020-2031 .....	180
TABLE 13. THREE SCENARIOS FOR COMBINED MRAM ANNUAL WAFER CONSUMPTION, 2020-2031 .....	182
TABLE 14. THREE SCENARIOS COMBINED MRAM PRODUCTION, 2020-2031 (PETABYTES) .....	183
TABLE 15. THREE SCENARIOS FOR COMBINED MRAM REVENUES, 2020-2031 (\$M).....	184
TABLE 16. THREE SCENARIOS FOR 3D XPOINT PETABYTE PRODUCTION, 2020-2031 .....	185

<b>TABLE 17. THREE SCENARRIOS FOR 3D XPOINT REVENUES, 2020-2031</b>	<b>186</b>
<b>TABLE 18. COMBINED MRAM AND 3D XPOINT PRODUCTION, HIGH ESTIMATE, 2020-2031 (PETABYTES)</b>	<b>188</b>
<b>TABLE 19. COMBINED MRAM AND 3D XPOINT PRODUCTION, BASELINE ESTIMATE, 2020-2031 (PETABYTES)</b>	<b>188</b>
<b>TABLE 20. COMBINED MRAM AND 3D XPOINT PRODUCTION, LOW ESTIMATE, 2020-2031 (PETABYTES)</b>	<b>189</b>
<b>TABLE 21. COMBINED MRAM AND 3D XPOINT REVENUES, HIGH ESTIMATE, 2020-2031 (\$M)</b>	<b>190</b>
<b>TABLE 22. COMBINED MRAM AND 3D XPOINT REVENUES BASELINE ESTIMATE, 2020-2031 (\$M)</b>	<b>190</b>
<b>TABLE 23. COMBINED MRAM AND 3D XPOINT REVENUES LOW ESTIMATE, 2020-2031 (\$M)</b>	<b>191</b>
<b>TABLE 24. MRAM ION BEAM ETCHING EQUIPMENT BASELINE UNIT SHIPMENT ESTIMATES, 2020-2031</b>	<b>193</b>
<b>TABLE 25. MRAM ION BEAM ETCHING EQUIPMENT BASELINE SPENDING ESTIMATES, 2020-2031</b>	<b>194</b>
<b>TABLE 26. MRAM PATTERNING EQUIPMENT BASELINE UNIT SHIPMENT ESTIMATES, 2020-2031</b>	<b>195</b>
<b>TABLE 27. MRAM PATTERNING EQUIPMENT BASELINE SPENDING ESTIMATES, 2020-2031 (\$M)</b>	<b>196</b>
<b>TABLE 28. MRAM MAGNETIC ANNEALING EQUIPMENT BASELINE UNIT SHIPMENT ESTIMATES 2020-2031</b>	<b>197</b>
<b>TABLE 29. MRAM MAGNETIC ANNEALING EQUIPMENT BASELINE SPENDING ESTIMATES 2020-2031</b>	<b>197</b>
<b>TABLE 30. MRAM PHYSICAL VAPOR DEPOSITION EQUIPMENT BASELINE UNIT SHIPMENT ESTIMATES, 2020-2031</b>	<b>199</b>
<b>TABLE 31. MRAM PHYSICAL VAPOR DEPOSITION EQUIPMENT BASELINE SPENDING ESTIMATES, 2020-2031 (\$M)</b>	<b>200</b>
<b>TABLE 32. MRAM TEST AND OTHER EQUIPMENT BASELINE UNIT SHIPMENT ESTIMATES, 2020-2031</b>	<b>201</b>
<b>TABLE 33. MRAM TEST AND OTHER EQUIPMENT PRICE ESTIMATES, 2020-2031 (\$M)</b>	<b>201</b>

**TABLE 34. MRAM TEST AND OTHER EQUIPMENT BASELINE SPENDING ESTIMATES, 2020-2031 (\$M)..... 202**

**TABLE 35. MRAM COMBINED EQUIPMENT BASELINE UNIT SHIPMENT ESTIMATES, 2020-2031 ..... 204**

**TABLE 36. MRAM COMBINED EQUIPMENT BASELINE SPENDING, 2020-2031 (\$M)..... 204**

## LIST OF FIGURES

FIGURE	PAGE
FIGURE 1. MEMORY DENSITY AND POWER REQUIREMENTS BY APPLICATION CATEGORY.....	25
FIGURE 2. SOLID STATE MEMORY/STORAGE TECHNOLOGIES.....	26
FIGURE 3. 3D NAND FLASH MEMORY TOPOLOGY.....	30
FIGURE 4. TOSHIBA'S BICS AND SAMSUNG'S TCAT 3D NAND STRUCTURES .....	31
FIGURE 5. COST OF TRANSITION FROM ONE NAND MANUFACTURING PROCESS TO THE NEXT.....	32
FIGURE 6. PROJECTED NAND FLASH CHIP TECHNOLOGY ROADMAP...	33
FIGURE 7. SRAM CELL SIZES SHRINK MORE SLOWLY THAN PROCESSES	35
FIGURE 8. HISTORICALLY, SRAM CACHES SCALED IN PROPORTION TO PROCESSOR LOGIC.....	36
FIGURE 9. SRAM IN FUTURE PROCESSES WILL SCALE MORE SLOWLY THAN PROCESSOR LOGIC.....	36
FIGURE 10. SRAM CELL SIZE VS. PROCESS FOR INTEL, SAMSUNG, AND TSMC.....	37
FIGURE 11. NAND FLASH PRICES CROSSED BELOW DRAM IN 2004 .....	42
FIGURE 12. 2004 NAND GIGABYTE SHIPMENTS REACHED 1/3RD THAT OF DRAM .....	43
FIGURE 13. ESTIMATED INTEL 3D XPOINT QUARTERLY LOSSES .....	44
FIGURE 14. COMPARISON OF MEMORY AND STORAGE TECHNOLOGIES BY PRICE PER GIGABYTE AND PERFORMANCE.....	46
FIGURE 15. EVERSPIN 1 GB STT MRAM CHIP .....	49
FIGURE 16. PROGRESSION OF STORAGE TECHNOLOGIES WITH NONVOLATILE SOLID-STATE STORAGE.....	50

<b>FIGURE 17. CONTRIBUTORS TO NONVOLATILE SOLID-STATE STORAGE LATENCY WITH LEGACY AND CURRENT SOLID-STATE NONVOLATILE TECHNOLOGIES .....</b>	<b>51</b>
<b>FIGURE 18. RERAM SYSTEM ON CHIP.....</b>	<b>52</b>
<b>FIGURE 19. BIT SELECTORS - 3-TERMINAL (LEFT) 2-TERMINAL (RIGHT)</b>	<b>54</b>
<b>FIGURE 20. OVERHEAD VIEW OF A SIMPLE CROSSPOINT ARRAY .....</b>	<b>54</b>
<b>FIGURE 21. READING WHEN ONE BIT IS IN A LOW-RESISTANCE STATE</b>	<b>55</b>
<b>FIGURE 22. SNEAK PATHS OCCUR WHEN MULTIPLE BITS ARE IN A LOW RESISTANCE STATE .....</b>	<b>55</b>
<b>FIGURE 23. SPACE PENALTY OF A 3-TERMINAL SELECTOR .....</b>	<b>57</b>
<b>FIGURE 24. BIDIRECTIONAL DIODE SELECTOR .....</b>	<b>58</b>
<b>FIGURE 25. A 1TNR SELECTOR CONFIGURATION.....</b>	<b>59</b>
<b>FIGURE 26. 3D CROSSPOINT ARRAY STACKING.....</b>	<b>59</b>
<b>FIGURE 27. STACKED CROSSPOINT MEMORY ARRAY .....</b>	<b>60</b>
<b>FIGURE 28. RERAM FILAMENT CELL CONDUCTION AND SWITCHING .....</b>	<b>62</b>
<b>FIGURE 29. RERAM SCALING .....</b>	<b>63</b>
<b>FIGURE 30. RERAM RESISTANCE SCALING .....</b>	<b>63</b>
<b>FIGURE 31. TAOX RERAM DEVICE.....</b>	<b>64</b>
<b>FIGURE 32. CURRENT LEVELS AND VOLTAGES FOR RERAM SWITCHING.....</b>	<b>65</b>
<b>FIGURE 33. COMPARING CERAM CELL STRUCTURE TO RERAM .....</b>	<b>66</b>
<b>FIGURE 34. WHERE THE MEMRISTOR FITS IN THE WORLD OF PASSIVE CMONENTS .....</b>	<b>67</b>
<b>FIGURE 35. RERAM STACKED CROSSPOINT ARRAY .....</b>	<b>68</b>
<b>FIGURE 36. RERAM CMOS INTEGRATION.....</b>	<b>69</b>
<b>FIGURE 37. TWO-MASK RERAM ELEMENT IN TUNGSTEN VIAS .....</b>	<b>70</b>
<b>FIGURE 38. RERAM MEMORY BANK.....</b>	<b>71</b>
<b>FIGURE 39. 3D RERAM STRUCTURE/PROCESS .....</b>	<b>71</b>

<b>FIGURE 40. A SIMPLIFIED VIEW OF A NEURAL NETWORK. ....</b>	<b>72</b>
<b>FIGURE 41. EARLY FERROELECTRIC MEMORY - 1955 BELL LABS 256-BIT DEVICE.....</b>	<b>75</b>
<b>FIGURE 42. HYSTERESIS CURVE OF FERROELECTRIC MEMORY .....</b>	<b>76</b>
<b>FIGURE 43. PUBLICATION COUNT FOR FEFET RESEARCH PAPERS .....</b>	<b>78</b>
<b>FIGURE 44. AMORPHOUS, CRYSTALLINE, AND FERROELECTRIC HAFNIUM OXIDE .....</b>	<b>78</b>
<b>FIGURE 45. PZT AND HFO CAPACITORS, SHOWING TYPICAL DIMENSIONS</b>	<b>79</b>
<b>FIGURE 46. FRAM PEROVSKITE DISPLACEMENT.....</b>	<b>80</b>
<b>FIGURE 47. MEMORY PROPERTIES OF FERROELECTRIC HAFNIUM OXIDE AS DERIVED FROM EXPERIMENTS AND EXPECTED MATERIAL LIMITS .....</b>	<b>81</b>
<b>FIGURE 48. FRAM PLANAR CELL STRUCTURE.....</b>	<b>82</b>
<b>FIGURE 49. FEFET TRANSISTOR.....</b>	<b>83</b>
<b>FIGURE 50. 3D HAFNIUM OXIDE FRAM BUILT USING 3D NAND TECHNIQUES .....</b>	<b>84</b>
<b>FIGURE 51. CROSSPOINT MEMORY USING PCM CELLS .....</b>	<b>87</b>
<b>FIGURE 52. CHARACTERISTICS OF THE READ, WRITE AND ERASE CYCLE FOR PCM MATERIALS.....</b>	<b>88</b>
<b>FIGURE 53. PCM MEMORY CELL .....</b>	<b>88</b>
<b>FIGURE 54. CROSS SECTION OF PCM CELL .....</b>	<b>89</b>
<b>FIGURE 55. STMICROELECTRONICS' TRANSISTOR-SELECTED PCM CELL</b>	<b>89</b>
<b>FIGURE 56. INTEL'S VIEW OF THE MEMORY-STORAGE HIERARCHY .....</b>	<b>94</b>
<b>FIGURE 57. REDIS VIRTUAL MACHINE COUNT VS. MEMORY SIZE .....</b>	<b>95</b>
<b>FIGURE 58. BASIC CELL DIAGRAM FOR FIELD SWITCHED MRAM .....</b>	<b>96</b>
<b>FIGURE 59. FIELD SWITCHED ARRAY MRAM ARCHITECTURE.....</b>	<b>97</b>
<b>FIGURE 60. GLOBALFOUNDRIES ROADMAP FOR EMBEDDED MRAM ..</b>	<b>100</b>
<b>FIGURE 61. TSMC'S EMBEDDED MRAM/RRAM PLANS .....</b>	<b>102</b>

<b>FIGURE 62. PARALLEL TO ANTIPARALLEL SWITCHING .....</b>	<b>104</b>
<b>FIGURE 63. SPIN TRANSFER TORQUE OPERATION.....</b>	<b>104</b>
<b>FIGURE 64. IN PLANE AND PERPENDICULAR MAGNETIC TUNNEL CELLS</b>	<b>104</b>
<b>FIGURE 65. STT MRAM CELL STRUCTURE .....</b>	<b>105</b>
<b>FIGURE 66. EVERSPIN STT MRAM DEVICE.....</b>	<b>106</b>
<b>FIGURE 67. STT MRAM CURRENT OPERATION.....</b>	<b>107</b>
<b>FIGURE 68. MULTI-BIT MRAM CELL READ OUT .....</b>	<b>108</b>
<b>FIGURE 69. A COMPARISON OF DRAM, NAND FLASH AND STT MRAM</b>	<b>109</b>
<b>FIGURE 70. STT MRAM CROSS SECTION.....</b>	<b>109</b>
<b>FIGURE 71. BIT DIMENSIONS OF IDEAL MRAM, DRAM, PLANAR NAND FLASH AND HDD.....</b>	<b>110</b>
<b>FIGURE 72. STT MRAM EMBEDDED MEMORY.....</b>	<b>111</b>
<b>FIGURE 73. STT-MRAM TO SOT-MRAM.....</b>	<b>112</b>
<b>FIGURE 74. EXAMPLE MERAM DEVICE STRUCTURE.....</b>	<b>113</b>
<b>FIGURE 75. MERAM STACK.....</b>	<b>114</b>
<b>FIGURE 76. IBM'S RACETRACK MEMORY - CONCEPTUAL DIAGRAM ...</b>	<b>115</b>
<b>FIGURE 77. LABORATORY EMBODIMENT OF IBM'S RACETRACK MEMORY</b>	<b>116</b>
<b>FIGURE 78. GYRFALCON AI ACCELERATOR WITH MRAM .....</b>	<b>117</b>
<b>FIGURE 79. NUMEN DNN DEVICE WITH MRAM FOR SPACE APPLICATIONS</b>	<b>118</b>
<b>FIGURE 80. AMBIQ APOLLO IOT SOC.....</b>	<b>119</b>
<b>FIGURE 81. SONY EMRAM BUFFER MEMORY FOR CIS .....</b>	<b>119</b>
<b>FIGURE 82. CNT FABRIC.....</b>	<b>121</b>
<b>FIGURE 83. PFRAM 3-LAYER POLYMERIC MEMORY.....</b>	<b>122</b>
<b>FIGURE 84. ORIGINAL SINGLE-PATTERNED FEATURES .....</b>	<b>124</b>
<b>FIGURE 85. CLAD THE SIDES OF THE ORIGINAL PATTERN.....</b>	<b>125</b>

<b>FIGURE 86. REMOVE THE ORIGINAL PATTERN. THE REMAINING CLADDING IS A DOUBLED PATTERN .....</b>	<b>125</b>
<b>FIGURE 87. CLAD THE SIDES OF THE DOUBLED PATTERN.....</b>	<b>125</b>
<b>FIGURE 88. REMOVE THE DOUBLED PATTERN. THE REMAINING CLADDING IS THE QUADRUPLED PATTERN .....</b>	<b>125</b>
<b>FIGURE 89. NANOIMPRINT PROCESS.....</b>	<b>127</b>
<b>FIGURE 90. NANOIMPRINT DEPRESSIONS .....</b>	<b>128</b>
<b>FIGURE 91. FLUID DISPENSE PROCESS .....</b>	<b>128</b>
<b>FIGURE 92. LIGHT SPECTRUM.....</b>	<b>129</b>
<b>FIGURE 93. EUV SCANNING LITHOGRAPHIC EXPOSURE SYSTEM.....</b>	<b>130</b>
<b>FIGURE 94. BIT DENSITY OF LARGEST MEMORIES PRESENTED AT IEEE RESEARCH CONFERENCES, 2001-2019 .....</b>	<b>135</b>
<b>FIGURE 95. FUTURE MEMORY/STORAGE HIERARCHY.....</b>	<b>137</b>
<b>FIGURE 96. EXAMPLE ELEMENTS TO ENABLE NEW MEMORIES.....</b>	<b>138</b>
<b>FIGURE 97. COMPARISON OF MULTIPLE EMERGING MEMORY CELL STRUCTURES.....</b>	<b>139</b>
<b>FIGURE 98. MRAM MEMORY CELL.....</b>	<b>141</b>
<b>FIGURE 99. CROSS-SECTION OF AN MRAM DEVICE SHOWING DETAILS OF THE CMOS SUBSTRATE AND MAGNETIC LAYERS FABRICATED ON TOP OF THE SUBSTRATE .....</b>	<b>142</b>
<b>FIGURE 100. MRAM MANUFACTURING PROCESS FLOW .....</b>	<b>143</b>
<b>FIGURE 101. KEY MRAM PROCESS EQUIPMENT.....</b>	<b>143</b>
<b>FIGURE 102. APPLIED MATERIALS CMP SYSTEM .....</b>	<b>146</b>
<b>FIGURE 103. APPLIED MATERIALS ENDURA PLATFORM.....</b>	<b>146</b>
<b>FIGURE 104. CANON ANELVA EC7800 PVD EQUIPMENT.....</b>	<b>147</b>
<b>FIGURE 105. CANON ANELVA NC7900 PVD EQUIPMENT.....</b>	<b>148</b>
<b>FIGURE 106. SINGULUS TIMARIS II PVD CLUSTER TOOL PLATFORM... </b>	<b>148</b>
<b>FIGURE 107. SINGULUS PVD CLUSTER TOOL PLATFORMS .....</b>	<b>149</b>

<b>FIGURE 108. TOKYO ELECTRON EXIM PVD CLUSTER TOOL PLATFORM</b>	<b>150</b>
<b>FIGURE 109. ULVAC MAGEST S200 MULTILAYER THIN FILM DEPOSITION SYSTEM .....</b>	<b>151</b>
<b>FIGURE 110. VEECO NEXUS IBD ION BEAM DEPOSITION SYSTEM .....</b>	<b>151</b>
<b>FIGURE 111. A THREE GRID ION BEAM EXTRACTION SYSTEM.....</b>	<b>152</b>
<b>FIGURE 112. SCHEMATIC OF MTJ ETCHING PROCESS .....</b>	<b>153</b>
<b>FIGURE 113. APPLIED MATERIALS CENTURA TOOL .....</b>	<b>153</b>
<b>FIGURE 114. CANON ANELVA NC8000 ION BEAM ETCH MACHINE.....</b>	<b>154</b>
<b>FIGURE 115. HITACHI HIGH TECHNOLOGY E-600/8000 NONVOLATILE ETCH SYSTEM .....</b>	<b>155</b>
<b>FIGURE 116. LAM RESEARCH KIYO ION BEAM ETCHING CHAMBER ....</b>	<b>156</b>
<b>FIGURE 117. OXFORD INSTRUMENTS IONFAB 300 IBE SYSTEM.....</b>	<b>156</b>
<b>FIGURE 118. PLASMA THERM PINNACLE ION BEAM ETCH AND DEPOSITION SYSTEM .....</b>	<b>157</b>
<b>FIGURE 119. ULVAC ULHITE NE-7800H NON-VOLATILE MATERIAL ETCHING TOOL .....</b>	<b>158</b>
<b>FIGURE 120. VEECO NEXUS IBE-420I ION BEAM ETCHING SYSTEM ....</b>	<b>158</b>
<b>FIGURE 121. ASML DEEP UV PHOTOLITHOGRAPHY TOOL.....</b>	<b>159</b>
<b>FIGURE 122. NIKON PHOTOLITHOGRAPHIC PRODUCT LINES .....</b>	<b>160</b>
<b>FIGURE 123. CANON LITHOGRAPHIC I-LINE STEPPER PRODUCT LINE</b>	<b>160</b>
<b>FIGURE 124. TOKYO ELECTRON MRT300 MAGNETIC ANNEALING TOOL</b>	<b>161</b>
<b>FIGURE 125. ISI WLA 3000 WAFER LEVEL QUASI-STATIC TESTER .....</b>	<b>162</b>
<b>FIGURE 126. HPROBE 3D HIGH MAGNETIC FIELD WAFER PROBE .....</b>	<b>164</b>
<b>FIGURE 127. KEYSIGHT TECHNOLOGY NX5730A MRAM TEST PLATFORM</b>	<b>164</b>
<b>FIGURE 128. MICROSENSE (KLA/TENCOR) POLAR KERR SYSTEM FOR PERPENDICULAR STT MRAM .....</b>	<b>165</b>
<b>FIGURE 129. AFM EQUIPMENT .....</b>	<b>166</b>

<b>FIGURE 130. APPLIED MATERIALS ENDURA IMPULSE FOR PCM AND RERAM</b> .....	<b>168</b>
<b>FIGURE 131. SEMI'S WAFER FAB EQUIPMENT SPENDING HISTORY AND FORECAST</b> .....	<b>169</b>
<b>FIGURE 132. EQUIPMENT SPENDING BY REGION</b> .....	<b>170</b>
<b>FIGURE 133. VOLUME SEMICONDUCTOR FABRS BY REGION</b> .....	<b>171</b>
<b>FIGURE 134. PROFITABILITY OF NAND FLASH MANUFACTURERS</b> .....	<b>172</b>
<b>FIGURE 135. CHART OF BASELINE \$/GB FOR STANDALONE MEMORY TECHNOLOGIES FROM 2018 THROUGH 2030</b> .....	<b>174</b>
<b>FIGURE 136. STANDALONE MEMORY ANNUAL BASELINE PETABYTE SHIPMENTS, 2019-2031</b> .....	<b>175</b>
<b>FIGURE 137. STANDALONE MEMORY BASELINE ANNUAL REVENUE, 2019-2030 (\$M)</b> .....	<b>178</b>
<b>FIGURE 138. THREE SCENARIOS FOR STANDALONE MRAM WAFER CONSUMPTION, 2020-2031</b> .....	<b>180</b>
<b>FIGURE 139. THREE SCENARIOS FOR EMBEDDED MRAM ANNUAL WAFER CONSUMPTION , 2020-2031</b> .....	<b>181</b>
<b>FIGURE 140. THREE SECEARIOS FOR COMBINED MRAM ANNUAL WAFER CONSUMPTION, 2020-2031</b> .....	<b>182</b>
<b>FIGURE 141. THREE SCENARIOS FOR COMBINED MRAM PRODUCTION, 2020-2031 (PETABYTES)</b> .....	<b>183</b>
<b>FIGURE 142. THREE SCENARIOS FOR COMBINED MRAM REVENUES, 2020-2031 (\$B)</b> .....	<b>184</b>
<b>FIGURE 143. THREE SCENARIOS FOR 3D XPOINT PETABYTE PRODUCTION, 2020-2031</b> .....	<b>186</b>
<b>FIGURE 144. THREE SCENARIOS FOR 3D XPOINT REVENUES, 2020-2031</b>	<b>187</b>
<b>FIGURE 145. THREE SCENARIOS OF COMBINED MRAM AND 3D XPOINT EXABYTE PRODUCTION, 2020-2031</b> .....	<b>189</b>
<b>FIGURE 146. THREE SCENARIOS OF COMBINED MRAM AND 3D XPOINT REVENUES, 2020-2031 (\$B)</b> .....	<b>191</b>
<b>FIGURE 147. CAPITAL EQUIPMENT ESTIMATE PROCESS FLOW</b> .....	<b>192</b>

<b>FIGURE 148. THREE SCENARIOS OF MRAM ION BEAM ETCHING EQUIPMENT SPENDING, 2020-2031 .....</b>	<b>194</b>
<b>FIGURE 149. THREE SCENARIOS OF MRAM PATTERNING EQUIPMENT SPENDING, 2020-2031 (\$M).....</b>	<b>196</b>
<b>FIGURE 150. THREE SCENARIOS OF MRAM MAGNETIC ANNEALING EQUIPMENT SPENDING 2020-2031.....</b>	<b>198</b>
<b>FIGURE 151. THREE SCENARIOS OF MRAM PHYSICAL DEPOSITION EQUIPMENT SPENDING, 2020-2030 (\$M) .....</b>	<b>200</b>
<b>FIGURE 152. MRAM COMBINED TEST AND OTHER EQUIPMENT BASELINE SPENDING, 2020-2031 (\$M).....</b>	<b>202</b>
<b>FIGURE 153. THREE SCENARIOS OF MRAM TEST AND OTHER EQUIPMENT SPENDING, 2020-2031 (\$M).....</b>	<b>203</b>
<b>FIGURE 154. MRAM COMBINED BASELINE EQUIPMENT SPENDING ESTIMATES, 2020-2031 (\$M).....</b>	<b>205</b>
<b>FIGURE 155. THREE SCENARIOS FOR MRAM COMBINED EQUIPMENT SPENDING, 2020-2031 (\$M).....</b>	<b>205</b>


## THE AUTHORS



### **Tom Coughlin, President, Coughlin Associates, Inc.**

Tom Coughlin has worked for over 40 years in the data storage industry and is President of Coughlin Associates, Inc.. He has over 500 publications and six patents and is a frequent public speaker. Tom is active with the IEEE, SMPTE, SNIA, and other professional organizations. Dr. Coughlin is an IEEE Fellow and HKN member. He is co-chair of the iNEMI Mass Storage Technical Working Group, Education Chair for SNIA CSMI, Past-President of IEEE-USA and a board member of the IEEE Consultants Network of Silicon Valley. His publications include the ***Digital Storage Technology Newsletter, Media and Entertainment Storage Report, and The Emerging Memory Storage Report***. Tom is the author of ***Digital Storage in Consumer Electronics: The Essential Guide***, now in its second edition with Springer. He has a regular Forbes.com blog called ***Storage Bytes*** and does a regular digital storage column for the ***IEEE Consumer Electronics Magazine***.

He was the founder and organizer of the ***Storage Visions Conferences*** as well as the ***Creative Storage Conferences***. He was general Chairman of the annual Flash Memory Summit for 10 years. Coughlin Associates provides market and technology analysis as well as data storage technical and market consulting. For more information go to [www.TomCoughlin.com](http://www.TomCoughlin.com)



### **Jim Handy, Principal Analyst, Objective Analysis:**

Jim Handy, a widely recognized semiconductor analyst, comes to Objective Analysis with over 30 years in the electronics industry including over 20 years as an industry analyst for Dataquest (now Gartner), Semico Research, and Objective Analysis. His background includes marketing and design positions at market-leading suppliers including Intel, National Semiconductor, and Infineon.

Mr. Handy is a member of the Mass Storage Technical Working Group of the International Electronics Manufacturing Initiative (iNEMI), and a member of the Storage Networking Industry Association (SNIA) Compute, Memory, and Storage Initiative (SSSI). He is also a Leader in the GLG Councils of Advisors, and serves on the Advisory Boards of the Flash Memory Summit. He is the author of three blogs covering memory chips ([www.TheMemoryGuy.com](http://www.TheMemoryGuy.com)), SSDs ([www.TheSSDguy.com](http://www.TheSSDguy.com)), and semiconductors for the investor ([www.Smartkarma.com](http://www.Smartkarma.com) and formerly [blogs.Forbes.com/JimHandy](http://blogs.Forbes.com/JimHandy)). He contributes from time to time to a number of other blogs.

A frequent presenter at trade shows, Mr. Handy is known for his widespread industry presence and volume of publication. He has written hundreds of articles for trade journals, Dataquest, Semico, and others, and is frequently interviewed and quoted in the electronics trade press and other media.

Mr. Handy has a strong technical leaning, with a Bachelor's degree in Electrical Engineering from Georgia Tech, and is a patent holder in the field of cache memory design. He is the author of ***The Cache Memory Book*** (Harcourt Brace, 1993), the leading reference in the field. Handy also holds an MBA degree from the University of Phoenix. He has performed rigorous technical analysis on the economics of memory manufacturing and sales, discrediting some widely held theories while unveiling other true motivators of market behavior.

Mr. Handy may be contacted at [Jim.Handy@Objective-Analysis.com](mailto:Jim.Handy@Objective-Analysis.com), or by telephone at +1 (408) 356-2549.

## EXECUTIVE SUMMARY

Current memory technologies including flash memory (NAND and NOR), DRAM and SRAM are facing potential technology limits to their continued improvement. As a result, there are intense efforts to develop new memory technologies. Most of these new technologies are nonvolatile memories and can be used for long-term storage or to provide a memory that retains information when powered down. This offers advantages for battery and ambient powered devices and also for energy savings in data centers.

The memories addressed in this report include PCM, ReRAM, FRAM, Toggle MRAM, STT MRAM and a variety of less mainstream technologies such as carbon nanotubes. Based upon the level of current development and the characteristics of these technologies, resistive RAM (ReRAM) may be a potential replacement for flash memory. However, NAND flash memory has several generations of technologies that will be implemented before a replacement is required. Thus, this transition will not fully occur until the next decade at the earliest.

Micron and Intel's introduction of 3D XPoint memory, a technology that has high endurance, performance much better than NAND, although somewhat slower than DRAM, and higher density than DRAM, could impact the need for DRAM. Intel introduced NVMe SSDs with its Optane technology (using 3D XPoint) in 2017 and began to ship NVDIMM Optane products in 2019, in support of its newest generation of server processors, the Second-Generation Intel Xeon Scalable Processors. 3D XPoint uses a type of phase change technology.

Magnetic RAM (MRAM) and spin transfer torque RAM (STT MRAM) will start to replace some NOR flash, SRAM and possibly DRAM within the next few years and probably before ReRAM replaces NAND flash memory. The rate of development in STT MRAM and MRAM capabilities will gradually result in lower prices, and the attractiveness of replacing volatile memory with high speed and high endurance nonvolatile memory make these technologies very competitive, assuming that their volume increases to reduce production costs (and thus purchase prices).

Ferroelectric RAM (FRAM) and some ReRAM technologies have some niche applications and with the use of HfO FRAM the number of niche markets available for FRAM could increase.

Moving to a nonvolatile solid-state main memory and cache memory will reduce power usage directly as well as enable new power saving modes, provide faster recovery from power off and enable more stable computer architectures that retain their state even when power is off. Eventually spintronic technology, that uses spin rather than current for logic functions, could be used to make future microprocessors. Spin-based logic could enable very efficient in-memory computing. Several emerging memory technologies are also being used in neuromorphic computing experiments.

The use of a nonvolatile technology as an embedded memory combined with CMOS logic has great importance in the electronics industry. NOR flash reached its scaling limit at 28nm, and soon will be replaced with one of these new technologies. As a replacement for a multi-transistor SRAM, STT MRAM could dramatically reduce the number of memory transistors and thus provide a low cost, higher-density solution.

A number of enterprise and consumer devices use MRAM, based on field switching, to act as an embedded cache memory, and this trend will continue.

The availability of STT MRAM has accelerated this trend. Because of the compatibility of MRAM and STT-RAM processes with conventional CMOS processes, these memories can be built directly on top of CMOS logic wafers. Flash memory doesn't have the same compatibility with conventional CMOS. The power savings of nonvolatile and simpler MRAM and STT MRAM when compared with SRAM is significant. As MRAM \$/GB costs approach those of SRAM, this replacement could cause significant market expansion.

We project that 3D XPoint memory, with significant gigabyte shipments in 2020-2021, and with its important price advantage versus DRAM, will grow to a baseline level of 552EB (exabytes) of shipping capacity by 2031. 3D XPoint baseline revenues are projected to reach \$20.6B by 2031.

It is projected that total MRAM and STT MRAM baseline annual shipping capacity will rise from an estimated 40TB in 2020 to 991PB in 2031. Total MRAM and STT-RAM baseline revenues are expected to increase from \$43M in 2020 to about \$24B by 2031. Much of this revenue gain will be at the expense of SRAM, NOR flash and some DRAM, although STT-RAM is developing its own special place in the pantheon of shipping memory technologies.

The demand for MRAM and STT-MRAM will drive demand for capital equipment to manufacture these devices. While MRAM and STT-MRAM can be built on standard CMOS circuits supplied by large semiconductor fabricators, MRAM and STT MRAM do require specialized fabrication equipment for the MRAM layers that is similar to or the same as that used in manufacturing the magnetic read sensors in hard disk drives.

The increasing demand for nonvolatile memory based upon MRAM and STT MRAM will cause total manufacturing equipment revenue used for making the MRAM devices to rise from an estimated \$9.9M in 2020 to between \$189M to \$2.1B by 2031 with a baseline projected spending of \$1.1B.



# OBJECTIVE ANALYSIS

Semiconductor Market Research

# Coughlin Associates

Data Storage Consulting

## EMERGING MEMORIES TAKE OFF

*Available July, 2021*

This report, jointly produced by Objective Analysis and Coughlin Associates, provides an exhaustive look at emerging memory technologies and their interaction with standard memories, both as discrete devices and in embedded applications (the memories within logic chips like ASICs and MCUs). The report provides a well of technical information, market dynamics, forecasts, and competitive analyses of the leading companies. Forecasts show how the markets will grow not only for the technologies themselves, but also for the capital equipment used to produce them. Read this to understand the competitive landscape and market drivers for these new memories, and to learn how to profit from tomorrow's market.

Order at: <https://tomcoughlin.com/tech-papers/>  
or <https://Objective-Analysis.com/reports/#Emerging>